Θέση πρακτικής άσκησης στο IMEC

THMMY.gr > Forum > Τμήμα-Πανεπιστήμιο-Παιδεία > Εσωτερικά Θέματα > Πρακτική Εξάσκηση (Moderators: PolarBear, tzortzis) > Θέση πρακτικής άσκησης στο IMEC

0 Members and 1 Guest are viewing this topic.

Pages: [1]

Author

Topic: Θέση πρακτικής άσκησης στο IMEC (Read 1798 times)

vgerakis

Νεούλης/Νεούλα

Posts: 37

Είμαι ηλεκτρολόγος, συμβαίνει κάτι;

Θέση πρακτικής άσκησης στο IMEC

« on: June 08, 2015, 16:40:00 pm »

To IMEC ψάχνει ένα άτομο για internship στην ομάδα να δουλέψει σε cadence και να αναπτυξει DRC/LVS/PEX ελεγχους. Όποιος ενδιαφέρεται ας επικοινωνήσει με τον διδάκτορα του τμήματός μας και εργαζόμενο εκει, Νίκο Παπαδόπουλο (Nikolas.Papadopoulos@imec.be).

Ακολουθεί περιγραφή της θέσης:

Large area electronics are getting more and more attention over the last years, ever since the discovery of new high-performing thin-film semiconductors like a-IGZO. These new semiconductors have a factor 10 to 100 more mobility and allow for integration of the circuits on a flexible circuits. Therefore there has been an incredible boom in the number of applications, going from low cost packaging tags to flexible displays. There are, however, a great number of applications which cannot efficiently be explored due to the lack of design tools tailored for this novel technology. During this internship you will improve the quality of the design flow in order to unlock more advanced applications.

In order to advance the circuit design in this technology, we essentially require a qualitative Process Design Kit (PDK). For analog design, this includes the possibility to do a Design Rule Check (DRC), a netlist extract (PEX) and finally a Layout vs Schematic (LVS) check. Ideally PCells and standardized blocks are part of this analog design kit, so as to increase design speed.
Furthermore we want to implement an advanced digital design flow to improve both the efficiency of implementation in terms of area and speed and the quality of the resulting circuits. A flow for doing a place-and-route with digital standard cells should be further developed.

You, as a student, will incrementally improve the design environment and design flow for thin-film technologies, starting from the analog design, working up to the standard cell and place-and-route tools. You have the opportunity to work in a world-class design group in thin-film electronics, with the prospect of your results being used for the years to come.

Requirement:
- Self-motivated, inquisitive and independent
- Experience in Linux and Cadence
- Capable of writing clear reports

Type of project: Internship project of 3 to 6 months

Degree: bachelor/master in electrical engineering

Responsible scientists:
For further information or for application, please contact Florian De Roose (Florian.DeRoose@imec.be) or Nikolaos Papadopoulos (Nikolas.Papadopoulos@imec.be)


	Logged

Pages: [1]

Jump to: